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Abstract — Through Silicon Vias (TSVs) are critical elements 
in three dimensional integrated circuits (3-D ICs). The detection 
of defective TSVs in the earliest process step is of major concern. 
Hence, testing TSVs is usually done at different stages of the 
fabrication process. In this context, this work proposes a simple 
pre-bond BIST architecture to improve the detection of hard and 
weak defects. 
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I. INTRODUCTION 
Three-dimensional integrated circuits (3-D ICs) have arisen 
as a promising technology to integrate in a single package a 
vertical stack of tiers of thinned 2D ICs which are 
interconnected by means of Through Silicon Vias (TSVs) [1]. 
A TSV is a vertical via formed between tiers through silicon or 
oxide layers, which allows higher density and generate low-
capacity interconnects compared to wire-bonds or micro-
bumps. The detection of defective TSVs in the earliest process 
step is a key factor to avoid the waste of resources. Therefore, 
effective pre-bond testing, applied before every tier is stacked, 
is desirable to prevent stacking yield loss [2]-[3]. In this work, 
we propose a new BIST architecture to detect resistive faults 
by means of a simple solution, adding low area overhead with a 
fast test application procedure. 
II. TSV ELECTRICAL MODEL AND BIST ARCHITECTURE 
During the pre-bond phase, a TSV remains buried with one 
terminal accessible while the rest is isolated by oxide layers. 
The electrical behavior of a TSV can be thus simplified by the 
parasitic capacitance between TSV and substrate (CTSV). The 
TSV resistance is so low that it is neglected and the parasitic 
inductance becomes of concern only for high frequencies. 
Typical defects affecting TSVs can be modeled as bridging and 
open faults, both of which are considered in this work. They 
are modeled by adding a resistance (RBR) in parallel with CTSV 
and adding a resistance (RO) serially, respectively. 
The proposed BIST architecture to test TSVs during the 
pre-bond phase is depicted in Fig. 1. The circuit is composed of 
the TSV under test (TSV_UT), a spare TSV (S_TSV), two pre-
charge circuits and an unbalancing circuit. Spare TSVs are 
commonly added for reconfiguration purposes. The BIST 
proposal can be easily adapted according to the number of 
S_TSVs available so that the same S_TSV is deployed to test a 
certain number of TSVs. The pre-charge circuits are intended 
to set both TSVs to a given initial state. The unbalancing 
circuit is the element responsible for the comparison of the two 
TSVs, finally leading the system to the stability. The behavior 
of the system is similar to a SRAM cell in retention mode, 
allowing a static test procedure without the need for any type of 
calibration, which is described next: The first step consists in 
disabling the unbalancing circuit. The second one corresponds 
to the pre-charge of both TSVs to a known state. Then the 
system is electrically isolated. Subsequently, the unbalancing 
circuit is enabled. After a short period of time, the unbalancing 
circuit reaches the stability. The test result is determined by the 
steady state reached by the circuit, which can be observed by 
either of the accessible terminals of the two TSVs. 
 
Fig. 1. Proposed BIST architecture. 
III. SIMULATIONS RESULTS 
Electrical simulations have been carried out based on the 
CMOS065 technology from ST Microelectronics. A nominal 
CTSV equals to 50fF has been used. Process variations have 
been also included, considering Monte Carlo simulations for 
the logic and process corners for CTSV, assuming 10% of 
difference respective of the nominal value. Bridging and opens 
faults have been intentionally injected during the simulations. 
The worst-case scenario for the open fault cases reported a 
critical resistance (RCRITo) of 9.1kΩ for an open located at the 
accessible terminal of the TSV, i.e., any open resistance higher 
than this value is detected by the circuit. Similar simulations 
have been conducted for bridging faults. In this case the worst-
case scenario reported a critical resistance (RCRITBR) of 2.8MΩ. 
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